

## Interrupt Level Status Words

Interrupt Level	Interrupt Vector Storage Location	Interrupt Level Status Word Bits															
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	00008 (Hex 0008)	The 1442 is the only device that causes an interrupt to level 0. A sense interrupt command is not required to identify the device.															
1	00009 (Hex 0009)	1132 Printer	SCA														
2	00010 (Hex 000A)	Single Disk Storage						SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device
		1131 Disk Storage	2310 Drive 1	2310 Drive 2	2310 Drive 3	2310 Drive 4											
3	00011 (Hex 000B)	1627 Plotter	SAC Device	SAC Device	SAC Device	2250 Display	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	
4	00012 (Hex 000C)	1134 PTR and 1055 PTP	Console Printer/Keyboard	1442 Card Read/Punch	2501 Card Reader	1403 Printer	1231 OMPR	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	
5	00013 (Hex 000D)	Program Stop Key	Interrupt Run Mode	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	SAC Device	

## Device Status Words

Device	Device Code	Device Status Word Bits																
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Program Stop Key and Interrupt Run Mode	00111	Program Stop Key * ⑤	Interrupt Run Mode * ⑤															
Console Keyboard and Console Printer	00001	Printer Service Response * ④	Keyboard Response * ④	Interrupt Request * ④	0-Key-board 1-Console Entry	Printer Busy	Printer Not Ready	Keyboard Busy										
Synchronous Communications Adapter	01010	Read Response * ①	Write Response * ①	Check	Timeout * ①	Auto Answer Request ** ①	Busy	Enabled	Ready	Receive Run								
Disk Storage 1131 Disk Storage 2310 Drive 1 2310 Drive 2 2310 Drive 3 2310 Drive 4	00100 10001 10010 10011 10100	Data Error	Operation Complete * ②	Disk Not Ready	Disk Busy (R/W or Carriage)	Carriage Home									Sector Count	Sector Count		
1132 Printer	00110	Read Emitter Response * ①	Skip Response * ①	Space Response * ①	Carriage Busy	Print Scan Check	Not Ready	Printer Busy			Tape Channel 1	Tape Channel 2	Tape Channel 3	Tape Channel 4	Tape Channel 5	Tape Channel 6	Tape Channel 9	Tape Channel 12
Paper Tape Units 1055 Punch 1134 Reader	00011		Reader Response * ④		Punch Response * ④	Reader Busy	Reader Not Ready	Punch Busy	Punch Not Ready									

\* Causes an interrupt to the interrupt level shown in the circle.  
\*\* Auto Answer Request causes an interrupt only if the SCA has been Enabled.

## Device Status Words

Device	Device Code	Device Status Word Bits															
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1231 Optical Mark Page Reader	01000	Read Response * ④	Timing Mark Error * ④	Read Error * ④	Master Data	OP Complete Response * ④	OK to Select	Feed Busy	Document Selected by OMPR	Test Timing Mark Chk. Busy	Hopper Empty				Read Busy	Busy	Not Ready
1442 Card Read Punch/Card Punch	00010	Read Response * ①	Punch Response * ①	Error Check	Last Card	Operation Complete * ④			Feed Check (Read Station)							Busy	Not Ready or Busy
1403 Printer	10101	Parity Check	Transfer Complete Interrupt * ④	Print Complete Interrupt * ④	Carriage Interrupt * ④		Print (Ring) Check	Sync Check				Carriage Channel 9	Carriage Channel 12	Carriage Busy	Printer Busy	1403 Not Ready	
1627 Plotter	00101	Plotter Response * ③														Busy	Not Ready
2250 Display Unit	11001	Order Controlled Interrupt * ③	Keyboard Interrupt * ③	Detect Interrupt * ③	Cycle Steal Check * ③	Detect Status	Reserved	Reserved	Light Pen Switch Status	Busy	Character Mode	Point Mode	Reserved	Reserved	Reserved	Address Displacement	Address Displacement
2501 Card Reader	01001			Error Check	Last Card	Operation Complete * ④										Busy	Not Ready or Busy

\* Causes an interrupt to the interrupt level shown in the circle.

## Data Word Formats

Data Word	Data Word Bits																
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Single Precision Word	Data Bits																
Double Precision Word Even Address (EA)	Data Bits																
Odd Address (EA+1)	Data Bits																
Console Keyboard	Character Code											End of Field (EOF)	Backspace (←)	Erase Field			
Console Printer	Character Code											U/L Case 1 = Upper 0 = Control 0 = Lower 1 = Print					
Synchronous Communications Adapter	Data Character for 6-bit Level				Data Character for 7-bit Level				Data Character for 8-bit Level								
Disk Storage Word 1131 or 2310	Data Bits																
1132 Printer	Character from Read Emitter																
Card Input (Load Mode)	Bit from Card Row 12	Bit from Card Row 11	Bit from Card Row 10	Bit from Card Row 9	Bit from Card Row 8	Bit from Card Row 7	Bit from Card Row 6	Bit from Card Row 5	Bit from Card Row 4	Bit from Card Row 3	Bit from Card Row 2	Bit from Card Row 1	Bit from Card Row 0				
Card Input/Output (Normal)	Bit from Card Row 12	Bit from Card Row 11	Bit from Card Row 10	Bit from Card Row 9	Bit from Card Row 8	Bit from Card Row 7	Bit from Card Row 6	Bit from Card Row 5	Bit from Card Row 4	Bit from Card Row 3	Bit from Card Row 2	Bit from Card Row 1	Bit from Card Row 0				

## Data Word Formats and 2250 Display Order Formats

Data Word or 2250 Display Order Word	Data Word or Display Order Word Bits																
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
1627 Plotter	Pen Movement Code																
Paper Tape Input (Load Mode)	Bit from Channel 4	Bit from Channel 3	Bit from Channel 2	Bit from Channel 1	Bit from Channel 4	Bit from Channel 3	Bit from Channel 2	Bit from Channel 1	Bit from Channel 4	Bit from Channel 3	Bit from Channel 2	Bit from Channel 1	Bit from Channel 4	Bit from Channel 3	Bit from Channel 2	Bit from Channel 1	
Paper Tape Input/Output (Normal Mode)	Bit from Channel 8	Bit from Channel 7	Bit from Channel 6	Bit from Channel 5	Bit from Channel 4	Bit from Channel 3	Bit from Channel 2	Bit from Channel 1									
1231 Input Word	Input Segment 1 (Odd)							Input Segment 2 (Even)							Parity Bit Segment 1	Parity Bit Segment 2	
1403 Output Word		Parity Bit First Data Character	First Character Data Code								Parity Bit 2nd Data Character	Second Character Data Code					
Set Graphic Mode Vector (SGMV) Point (SGMP)	0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	V/P 0 = Vector 1 = Point	
Long Absolute XY, 1st Word Beam On (DBA) Beam Off (MBA)	0	1	0	Beam Bit 1 = On 0 = Off		X Coordinate											
2nd Word	Y Coordinate																
Short Absolute X/Y Beam On (DBAY) Beam Off (MBAAY)	0	1	1	Beam Bit 1 = On 0 = Off	X/Y Bit 1 = Y 0 = X	X (0 in Bit 4) or Y (1 in Bit 4) Coordinate											
Incremental XY Beam On (DBI) Beam Off (MBI)	1	X Sign Bit 1 = Minus 0 = Plus	X Increment (ΔX)				Beam Bit 1 = On 0 = Off	Y Sign Bit 1 = Minus 0 = Plus	Y Increment (ΔY)								
Set Character Mode Basic (SCMB), Large (SCML)	0	0	1	1	0	0	1	1	0	0	0	0	0	0	0	0 = Basic 1 = Large	

## 2250 Stroke Data Word Format and 2250 Control Order Formats

2250 Stroke Data Word or Control Order Word	Stroke Data Word or Control Order Word Bits																	
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		
Stroke Data Word Beam On (DBS) Beam Off (MBS)	Length Bit	Stroke 1 X Coordinate				Beam Bit 1 = On 0 = Off	Stroke 1 Y Coordinate				Revert Bit	Stroke 2 X Coordinate				Beam Bit 1 = On 0 = Off	Stroke 2 Y Coordinate	
Character Control Word (CS) Subscript No-Operation Null Superscript New Line	Function Code							Revert Bit										
	000 = Subscript 010 = No-Operation 011 = Null 100 = Superscript 111 = New Line																	
Short Branch (GSB)	0	0	0	Address														
Long Branch/Interrupt, 1st Wd Unconditional (GB) Unconditional, Ext. (GBE) Conditional (GBC) Conditional, Ext. (GBCE) Unconditional Int. (GI) Conditional Interrupt (GIC)	0	0	1	0	1/B Bit 0 = Int. 1 = Branch	N Bit 0 = Execute 1 = 2-Word No-Op	1/A Bit 0 = Direct Addressing 1 = Indirect Addressing	0	0	0	0	0	0	0	0	Detect Bit 1 = Light Pen 0 = Detect Condition	Switch Bit 1 = Light Pen 0 = Switch Condition	
2nd Word	Address or Program ID Data																	
Set Pen Mode Set Pen Mode (SPM) 1-Word No-Op (GNOP)	0	0	1	1	0	0	0	1					1 = Enable Light Pen Detects	1 = Disable Light Pen Detects	1 = Enable Light Pen Interrupts	1 = Disable Light Pen Interrupts		
Start Timer (STMR)	0	0	1	1	0	1	0	0										
Revert (RVT)	0	0	1	1	0	1	1	0										
Store Revert Register, 1st Wd	0	0	1	1	0	1	0	1										
2nd Word	Revert Register Storage																	

### STR 4 of 8 Line Transmission Code

Graphic	4 of 8 Code				Hex	Graphic	4 of 8 Code				Hex	
	N	X	O	R			8	4	2	1		
blank	1	1	1	1	0000	F0	0	1	1	0	0110	66
c	0	1	1	0	1010	6A	F	1	0	0	0111	87
<	1	0	0	0	1011	8B	H	0	1	1	1000	78
(	0	1	1	0	1100	6C	I	0	1	1	0001	69
Ⓜ	0	1	0	1	0110	56	J	1	1	0	1001	D1
Ⓝ	0	0	1	1	0110	36	K	1	1	0	0100	D2
Ⓟ	1	0	0	0	1101	8D	L	1	1	0	0011	C3
&	1	0	0	0	1110	8E	M	1	1	0	0100	D4
!	1	1	0	0	1010	CA	N	1	1	0	0101	C5
\$	0	1	0	0	1011	4B	O	1	1	0	0110	C6
.	1	1	0	0	1100	CC	P	0	1	0	0111	47
)	0	1	0	1	1000	5C	Q	1	1	0	1000	D8
Ⓡ	0	0	1	1	1100	3D	R	1	1	0	0101	C9
Ⓢ	0	1	0	0	1101	4C	Ⓝ	1	0	1	0101	AA
Ⓣ	0	1	0	0	1110	4E	S	1	0	1	0100	B2
/	1	0	1	1	0001	B1	T	1	0	1	0011	A3
%	0	0	1	0	1011	2B	U	1	0	1	0100	B4
Ⓟ	1	0	1	0	1100	AC	V	1	0	1	0101	A5
Ⓠ	0	1	0	1	1010	5A	W	1	0	1	0110	A6
Ⓡ	0	0	1	1	1010	3A	X	0	0	1	0111	27
Ⓢ	0	0	1	0	1101	2D	Y	1	0	1	1000	B8
Ⓣ	0	0	1	0	1110	2E	Z	1	0	1	0101	A9
Ⓤ	0	0	0	1	1011	1B	0	1	0	0	1010	9A
Ⓥ	1	0	0	1	1100	9C	1	1	1	1100	0001	E1
Ⓦ	0	0	0	0	1110	0F	2	1	1	100	0010	E2
Ⓧ	0	0	0	1	1110	1E	3	1	0	0	0111	93
Ⓨ	0	0	0	1	1101	1D	4	1	1	10	0100	E4
Ⓩ	0	1	1	1	0001	71	5	1	0	0	1011	95
Ⓛ	0	1	1	1	0010	72	6	1	0	0	1010	96
Ⓜ	0	1	1	0	0011	63	7	0	0	0	1111	17
Ⓝ	0	1	1	1	0100	74	8	1	1	10	1000	E8
Ⓞ	0	1	1	0	1011	65	9	1	0	0	1001	99

① This is correct for System/360 Programs, but is not consistent with certain other STR devices. See the specific device manual.  
 ② Group Mark  
 ③ Record Mark

### 1627 Pen Movement Code

Code	Pen Movement	Code	Pen Movement
000001	Raise Pen	010010	+X +Y
000010	+Y	010100	+X -Y
000100	-Y	001100	-X -Y
001000	-X	001010	-X +Y
010000	+X	100000	Lower Pen

### Character Codes

Ref. No. ①	EBCDIC		IBM Card Code		Graphics and Control Names	Console Printer Hex	PTTC/8 Hex ②	1132 Hex ③	1403 Hex
	Binary	Hex	Rows	Hex ④					
0	00000000	00	12, 0, 9, 8, 1	8030	NUL				
1	0001	01	12, 9, 1	9010	SOH				
2	0010	02	12, 9, 2	8810	STX				
3	0011	03	12, 9, 3	8410	ETX				
4	0100	04	12, 9, 4	8210	PF Punch Off				
5*	0101	05	12, 9, 5	8110	HT Horiz Tab	41 ⑤	6D(U/L)		
6*	0110	06	12, 9, 6	8090	LC Lower Case		6E(U/L)		
7*	0111	07	12, 9, 7	8050	DEL Delete		7F(U/L)		
8	1000	08	12, 9, 8	8030					
9	1001	09	12, 9, 8, 1	9030					
10	1010	0A	12, 9, 8, 2	8830	SMM				
11	1011	0B	12, 9, 8, 3	8430	VF				
12	1100	0C	12, 9, 8, 4	8230	VT				
13	1101	0D	12, 9, 8, 5	8130	CR				
14	1110	0E	12, 9, 8, 6	8080	SO				
15	1111	0F	12, 9, 8, 7	8070	SI				
16	00010000	10	12, 11, 9, 8, 1	D030	DLE				
17	0010	11	11, 9, 1	5010	DC1				
18	0011	12	11, 9, 2	4810	DC2				
19	0010	13	11, 9, 3	4410	DC3				
20*	0100	14	11, 9, 4	4210	RES Restore	05 ⑥	4C(U/L)		
21*	0101	15	11, 9, 5	4110	NL New Line	81 ⑦	4D(U/L)		
22*	0110	16	11, 9, 6	4090	BS Backspace	11	5E(U/L)		
23	0111	17	11, 9, 7	4050	IDL Idle				
24	1000	18	11, 9, 8	4030	CAN				
25	1001	19	11, 9, 8, 1	5030	EM				
26	1010	1A	11, 9, 8, 2	4830	CC				
27	1011	1B	11, 9, 8, 3	4430	CUI				
28	1100	1C	11, 9, 8, 4	4230	FLS				
29	1101	1D	11, 9, 8, 5	4130	GS				
30	1110	1E	11, 9, 8, 6	4080	RDS				
31	1111	1F	11, 9, 8, 7	4070	US				
32	00100000	20	11, 0, 9, 8, 1	7030	DS				
33	0001	21	0, 9, 1	1010	SOS				
34	0010	22	0, 9, 2	2810	FS				
35	0011	23	0, 9, 3	2410					
36	0100	24	0, 9, 4	2210	BYP Bypass				
37*	0101	25	0, 9, 5	2110	LF Line Feed	03	3D(U/L)		
38*	0110	26	0, 9, 6	2090	EOB End of Block		3E(U/L)		
39	0111	27	0, 9, 7	2050	PRE Prefix				
40	1000	28	0, 9, 8	2030					
41	1001	29	0, 9, 8, 1	3030					
42	1010	2A	0, 9, 8, 2	2830	SM				
43	1011	2B	0, 9, 8, 3	2430	CU2				
44	1100	2C	0, 9, 8, 4	2230					
45	1101	2D	0, 9, 8, 5	2130	ENQ				
46	1110	2E	0, 9, 8, 6	2080	ACK				
47	1111	2F	0, 9, 8, 7	2070	BEL				
48	00110000	30	12, 11, 0, 9, 8, 1	F030					
49	0001	31	9, 1	1010					
50	0010	32	9, 2	0810	SYN				
51	0011	33	9, 3	0410					
52	0100	34	9, 4	0210	PN Punch On				
53*	0101	35	9, 5	0110	RS Reader Stop	09 ⑧	0D(U/L)		
54*	0110	36	9, 6	0090	UC Upper Case		0E(U/L)		
55	0111	37	9, 7	0050	EOT End of Trans				
56	1000	38	9, 8	0030					
57	1001	39	9, 8, 1	1030					
58	1010	3A	9, 8, 2	0830					
59	1011	3B	9, 8, 3	0430	CU3				
60	1100	3C	9, 8, 4	0230	DCA				
61	1101	3D	9, 8, 5	0130	NAK				
62	1110	3E	9, 8, 6	0080					
63	1111	3F	9, 8, 7	0070	SUB				

① Codes identified by \* are recognized by all Monitor System conversion subroutines. Codes that are not asterisked are recognized only by the SPEED subroutine.  
 ② U = Upper Case, L = Lower Case; ③ EBCDIC subset  
 ④ Hexadecimal codes identified by ④ can also be entered from the console keyboard.  
 Console Printer Codes: ⑤ Tabulate, ⑥ Shift to Black, ⑦ Carrier Return  
 ⑧ Shift to Red

### Character Codes

Ref. No. ①	EBCDIC		IBM Card Code		Graphics and Control Names	Console Printer Hex	PTTC/8 Hex ②	1132 Hex ③	1403 Hex
	Binary	Hex	Rows	Hex ④					
64*	01000000	40	No Punctures	0000 ④	blank (space)	21	10(U/L)	≠	7F
65	0001	41	12, 0, 9, 1	8010					
66	0010	42	12, 0, 9, 2	A810					
67	0011	43	12, 0, 9, 3	A410					
68	0100	44	12, 0, 9, 4	A210					
69	0101	45	12, 0, 9, 5	A110					
70	0110	46	12, 0, 9, 6	A090					
71	0111	47	12, 0, 9, 7	A050					
72	1000	48	12, 0, 9, 8	A030					
73	1001	49	12, 8, 1	9020					
74*	1010	4A	12, 8, 2	8820 ④	c	02	20(U)		
75*	1011	4B	12, 8, 3	8420 ④	. (period)	00	68(L)	48	6E
76*	1100	4C	12, 8, 4	8220 ④	<	DE	02(U)		
77*	1101	4D	12, 8, 5	8120 ④	(	FE	19(U)	4D	57
78*	1110	4E	12, 8, 6	80A0 ④	+	DA	70(U)	4E	6D
79*	1111	4F	12, 8, 7	8060 ④	! (logical OR)	C6	38(U)		
80*	01010000	50	12	8000 ④	&	44	70(L)	50	15
81	0001	51	12, 11, 9, 1	D010					
82	0010	52	12, 11, 9, 2	C810					
83	0011	53	12, 11, 9, 3	C410					
84	0100	54	12, 11, 9, 4	C210					
85	0101	55	12, 11, 9, 5	C110					
86	0110	56	12, 11, 9, 6	C090					
87	0111	57	12, 11, 9, 7	C050					
88	1000	58	12, 11, 9, 8	C030					
89	1001	59	11, 8, 1	5020					
90*	1010	5A	11, 8, 2	4820 ④	!	42	58(U)		
91*	1011	5B	11, 8, 3	4420 ④	\$	40	58(L)	58	62
92*	1100	5C	11, 8, 4	4220 ④	*	D6	08(U)	5C	23
93*	1101	5D	11, 8, 5	4120 ④	)	F6	1A(U)	5D	2F
94*	1110	5E	11, 8, 6	40A0 ④	;	D2	13(U)		
95*	1111	5F	11, 8, 7	4060 ④	? (logical NOT)	F2	68(U)		
96*	01100000	60	11	4000 ④	- (dash)	84	40(L)	60	61
97*	0001	61	0, 1	3000 ④	/	BC	31(L)	61	4C
98	0010	62	11, 0, 9, 2	6810					
99	0011	63	11, 0, 9, 3	6410					
100	0100	64	11, 0, 9, 4	6210					
101	0101	65	11, 0, 9, 5	6110					
102	0110	66	11, 0, 9, 6	6090					
103	0111	67	11, 0, 9, 7	6050					
104	1000	68	11, 0, 9, 8	6030					
105	1001	69	0, 8, 1	3020					
106	1010	6A	12, 11	C000					
107*	1011	6B	0, 8, 3	2420 ④	, (comma)	80	38(L)	68	16
10									



### Instruction Set

Hexadecimal	Load and Store Instructions
<u>Load Accumulator (LD) 11000</u>	
C0XX	Contents of CSL at EA (I+DISP) are loaded into A
C1XX	Contents of CSL at EA (XR1+DISP) are loaded into A
C2XX	Contents of CSL at EA (XR2+DISP) are loaded into A
C3XX	Contents of CSL at EA (XR3+DISP) are loaded into A
C400XXXX	Contents of CSL at EA (Addr) are loaded into A
C500XXXX	Contents of CSL at EA (Addr+XR1) are loaded into A
C600XXXX	Contents of CSL at EA (Addr+XR2) are loaded into A
C700XXXX	Contents of CSL at EA (Addr+XR3) are loaded into A
C480XXXX	Contents of CSL at EA (V in CSL at Addr) are loaded into A
C580XXXX	Contents of CSL at EA (V in CSL at "Addr+XR1") are loaded into A
C680XXXX	Contents of CSL at EA (V in CSL at "Addr+XR2") are loaded into A
C780XXXX	Contents of CSL at EA (V in CSL at "Addr+XR3") are loaded into A
<u>Load Double (LDD) 11001</u>	
C8XX	Contents of CSL at EA (I + DISP) and EA+1 are loaded into A and Q
C9XX	Contents of CSL at EA(XR1 + DISP) and EA+1 are loaded into A and Q
CAXX	Contents of CSL at EA (XR2 + DISP) and EA+1 are loaded into A and Q
C8XX	Contents of CSL at EA (XR3 + DISP) and EA+1 are loaded into A and Q
CC00XXXX	Contents of CSL at EA (Addr) and EA+1 are loaded into A and Q
CD00XXXX	Contents of CSL at EA (Addr+XR1) and EA+1 are loaded into A and Q
CE00XXXX	Contents of CSL at EA (Addr+XR2) and EA+1 are loaded into A and Q
CF00XXXX	Contents of CSL at EA (Addr+XR3) and EA+1 are loaded into A and Q
CC80XXXX	Contents of CSL at EA (V in CSL at Addr) and EA+1 are loaded into A and Q
CD80XXXX	Contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 are loaded into A and Q
CE80XXXX	Contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 are loaded into A and Q
CF80XXXX	Contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 are loaded into A and Q
<u>Store Accumulator (STO) 11010</u>	
D0XX	Contents of A are stored in CSL at EA (I+DISP)
D1XX	Contents of A are stored in CSL at EA (XR1+DISP)
D2XX	Contents of A are stored in CSL at EA (XR2+DISP)
D3XX	Contents of A are stored in CSL at EA (XR3+DISP)
D400XXXX	Contents of A are stored in CSL at EA (Addr)
D500XXXX	Contents of A are stored in CSL at EA (Addr+XR1)
D600XXXX	Contents of A are stored in CSL at EA (Addr+XR2)
D700XXXX	Contents of A are stored in CSL at EA (Addr+XR3)
D480XXXX	Contents of A are stored in CSL at EA (V in CSL at Addr)
D580XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr+XR1")
D680XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr+XR2")
D780XXXX	Contents of A are stored in CSL at EA (V in CSL at "Addr+XR3")
<u>Store Double (STD) 11011</u>	
DBXX	Contents of A and Q are stored in CSL at EA (I+DISP) and EA+1
D9XX	Contents of A and Q are stored in CSL at EA (XR1+DISP) and EA+1
DAXX	Contents of A and Q are stored in CSL at EA (XR2+DISP) and EA+1
DBXX	Contents of A and Q are stored in CSL at EA (XR3+DISP) and EA+1
DC00XXXX	Contents of A and Q are stored in CSL at EA (Addr) and EA+1
DD00XXXX	Contents of A and Q are stored in CSL at EA (Addr+XR1) and EA+1
DE00XXXX	Contents of A and Q are stored in CSL at EA (Addr+XR2) and EA+1
DF00XXXX	Contents of A and Q are stored in CSL at EA (Addr+XR3) and EA+1
DC80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at Addr) and EA+1
DD80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr+XR1") and EA+1
DE80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr+XR2") and EA+1
DF80XXXX	Contents of A and Q are stored in CSL at EA (V in CSL at "Addr+XR3") and EA+1

### Instruction Set

Hexadecimal	Load and Store Instructions
<u>Load Index (LDX) 01100</u>	
60XX	Load DISP into the Instruction Register
61XX	Load DISP into Index Register 1
62XX	Load DISP into Index Register 2
63XX	Load DISP into Index Register 3
6400XXXX	Load Addr into the Instruction Register
6500XXXX	Load Addr into Index Register 1
6600XXXX	Load Addr into Index Register 2
6700XXXX	Load Addr into Index Register 3
6480XXXX	Load contents of CSL at Addr into the Instruction Register
6580XXXX	Load contents of CSL at Addr into Index Register 1
6680XXXX	Load contents of CSL at Addr into Index Register 2
6780XXXX	Load contents of CSL at Addr into Index Register 3
<u>Store Index (STX) 01101</u>	
68XX	Store I in CSL at EA (I+DISP)
69XX	Store XR1 in CSL at EA (I + DISP)
6AXX	Store XR2 in CSL at EA (I + DISP)
6BXX	Store XR3 in CSL at EA (I + DISP)
6C00XXXX	Store I in CSL at EA (Addr)
6D00XXXX	Store XR1 in CSL at EA (Addr)
6E00XXXX	Store XR2 in CSL at EA (Addr)
6F00XXXX	Store XR3 in CSL at EA (Addr)
6C80XXXX	Store I in CSL at EA (V in CSL at Addr)
6D80XXXX	Store XR1 in CSL at EA (V in CSL at Addr)
6E80XXXX	Store XR2 in CSL at EA (V in CSL at Addr)
6F80XXXX	Store XR3 in CSL at EA (V in CSL at Addr)
<u>Store Status (STS) 00101</u>	
28XX	Store status of indicators in CSL at EA (I+DISP)
29XX	Store status of indicators in CSL at EA (XR1+DISP)
2AXX	Store status of indicators in CSL at EA (XR2+DISP)
2BXX	Store status of indicators in CSL at EA (XR3+DISP)
2C00XXXX	Store status of indicators in CSL at EA (Addr)
2D00XXXX	Store status of indicators in CSL at EA (Addr+XR1)
2E00XXXX	Store status of indicators in CSL at EA (Addr+XR2)
2F00XXXX	Store status of indicators in CSL at EA (Addr+XR3)
2C80XXXX	Store status of indicators in CSL at EA (V in CSL at Addr)
2D80XXXX	Store status of indicators in CSL at EA (V in CSL at "Addr+XR1")
2E80XXXX	Store status of indicators in CSL at EA (V in CSL at "Addr+XR2")
2F80XXXX	Store status of indicators in CSL at EA (V in CSL at "Addr+XR3")
<u>Load Status (LDS) 00100</u>	
2000	Set CARRY and OVERFLOW indicators OFF
2001	Set OVERFLOW ON and CARRY OFF
2002	Set OVERFLOW OFF and CARRY ON
2003	Set CARRY and OVERFLOW indicator ON

### Key to Symbols Used in the Instruction Set

Symbol	Meaning	Symbol	Meaning
A	Accumulator (ACC)	I	Contents of the instruction register (IAR)
Q	Accumulator Extension (EXT)	V	Value
Addr	Contents of the address portion of a two-word instruction	XR1	Contents of Index Register 1
CSL	Core Storage location	XR2	Contents of Index Register 2
DISP	Contents of the displacement portion of a one-word instruction	XR3	Contents of Index Register 3
EA	Effective address	X	Hexadecimal value can be 0-F
EA+1	Next higher address from EA	*	Hexadecimal values that have limits

### Instruction Set

Hexadecimal	Arithmetic Instructions
<u>Add (A) 10000</u>	
80XX	Add contents of CSL at EA (I+DISP) to A
81XX	Add contents of CSL at EA (XR1+DISP) to A
82XX	Add contents of CSL at EA (XR2+DISP) to A
83XX	Add contents of CSL at EA (XR3+DISP) to A
8400XXXX	Add contents of CSL at EA (Addr) to A
8500XXXX	Add contents of CSL at EA (Addr+XR1) to A
8600XXXX	Add contents of CSL at EA (Addr+XR2) to A
8700XXXX	Add contents of CSL at EA (Addr+XR3) to A
8480XXXX	Add contents of CSL at EA (V in CSL at Addr) to A
8580XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR1") to A
8680XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR2") to A
8780XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR3") to A
<u>Add Double (AD) 10001</u>	
88XX	Add contents of CSL at EA (I+DISP) and EA+1 to A and Q
89XX	Add contents of CSL at EA (XR1+DISP) and EA+1 to A and Q
8AXX	Add contents of CSL at EA (XR2+DISP) and EA+1 to A and Q
8BXX	Add contents of CSL at EA (XR3+DISP) and EA+1 to A and Q
8C00XXXX	Add contents of CSL at EA (Addr) and EA+1 to A and Q
8D00XXXX	Add contents of CSL at EA (Addr+XR1) and EA+1 to A and Q
8E00XXXX	Add contents of CSL at EA (Addr+XR2) and EA+1 to A and Q
8F00XXXX	Add contents of CSL at EA (Addr+XR3) and EA+1 to A and Q
8C80XXXX	Add contents of CSL at EA (V in CSL at Addr) and EA+1 to A and Q
8D80XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 to A and Q
8E80XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 to A and Q
8F80XXXX	Add contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 to A and Q
<u>Subtract (S) 10010</u>	
90XX	Subtract contents of CSL at EA (I+DISP) from A
91XX	Subtract contents of CSL at EA (XR1+DISP) from A
92XX	Subtract contents of CSL at EA (XR2+DISP) from A
93XX	Subtract contents of CSL at EA (XR3+DISP) from A
9400XXXX	Subtract contents of CSL at EA (Addr) from A
9500XXXX	Subtract contents of CSL at EA (Addr+XR1) from A
9600XXXX	Subtract contents of CSL at EA (Addr+XR2) from A
9700XXXX	Subtract contents of CSL at EA (Addr+XR3) from A
9480XXXX	Subtract contents of CSL at EA (V in CSL at Addr) from A
9580XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR1") from A
9680XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR2") from A
9780XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR3") from A
<u>Subtract Double (SD) 10011</u>	
98XX	Subtract contents of CSL at EA (I+DISP) and EA+1 from A and Q
99XX	Subtract contents of CSL at EA (XR1+DISP) and EA+1 from A and Q
9AXX	Subtract contents of CSL at EA (XR2+DISP) and EA+1 from A and Q
9BXX	Subtract contents of CSL at EA (XR3+DISP) and EA+1 from A and Q
9C00XXXX	Subtract contents of CSL at EA (Addr) and EA+1 from A and Q
9D00XXXX	Subtract contents of CSL at EA (Addr+XR1) and EA+1 from A and Q
9E00XXXX	Subtract contents of CSL at EA (Addr+XR2) and EA+1 from A and Q
9F00XXXX	Subtract contents of CSL at EA (Addr+XR3) and EA+1 from A and Q
9C80XXXX	Subtract contents of CSL at EA (V in CSL at Addr) and EA+1 from A and Q
9D80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR1") and EA+1 from A and Q
9E80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR2") and EA+1 from A and Q
9F80XXXX	Subtract contents of CSL at EA (V in CSL at "Addr+XR3") and EA+1 from A and Q
<u>Multiply (M) 10100</u>	
A0XX	Multiply contents of CSL at EA (I+DISP) by A
A1XX	Multiply contents of CSL at EA (XR1+DISP) by A

### Instruction Set

Hexadecimal	Arithmetic Instructions
A2XX	Multiply contents of CSL at EA (XR2+DISP) by A
A3XX	Multiply contents of CSL at EA (XR3+DISP) by A
A400XXXX	Multiply contents of CSL at EA (Addr) by A
A500XXXX	Multiply contents of CSL at EA (Addr+XR1) by A
A600XXXX	Multiply contents of CSL at EA (Addr+XR2) by A
A700XXXX	Multiply contents of CSL at EA (Addr+XR3) by A
A480XXXX	Multiply contents of CSL at EA (V in CSL at Addr) by A
A580XXXX	Multiply contents of CSL at EA (V in CSL at "Addr+XR1") by A
A680XXXX	Multiply contents of CSL at EA (V in CSL at "Addr+XR2") by A
A780XXXX	Multiply contents of CSL at EA (V in CSL at "Addr+XR3") by A
<u>Divide (D) 10101</u>	
A8XX	Divide A and Q by contents of CSL at EA (I+DISP)
A9XX	Divide A and Q by contents of CSL at EA (XR1+DISP)
AAXX	Divide A and Q by contents of CSL at EA (XR2+DISP)
ABXX	Divide A and Q by contents of CSL at EA (XR3+DISP)
AC00XXXX	Divide A and Q by contents of CSL at EA (Addr)
AD00XXXX	Divide A and Q by contents of CSL at EA (Addr+XR1)
AE00XXXX	Divide A and Q by contents of CSL at EA (Addr+XR2)
AF00XXXX	Divide A and Q by contents of CSL at EA (Addr+XR3)
AC80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at Addr)
AD80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR1")
AE80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR2")
AF80XXXX	Divide A and Q by contents of CSL at EA (V in CSL at "Addr+XR3")
<u>Logical And (AND) 11100</u>	
E0XX	AND contents of CSL at EA (I+DISP) with A
E1XX	AND contents of CSL at EA (XR1+DISP) with A
E2XX	AND contents of CSL at EA (XR2+DISP) with A
E3XX	AND contents of CSL at EA (XR3+DISP) with A
E400XXXX	AND contents of CSL at EA (Addr) with A
E500XXXX	AND contents of CSL at EA (Addr+XR1) with A
E600XXXX	AND contents of CSL at EA (Addr+XR2) with A
E700XXXX	AND contents of CSL at EA (Addr+XR3) with A
E480XXXX	AND contents of CSL at EA (V in CSL at Addr) with A
E580XXXX	AND contents of CSL at EA (V in CSL at "Addr+XR1") with A
E680XXXX	AND contents of CSL at EA (V in CSL at "Addr+XR2") with A
E780XXXX	AND contents of CSL at EA (V in CSL at "Addr+XR3") with A
<u>Logical Or (OR) 11101</u>	
EBXX	OR contents of CSL at EA (I+DISP) with A
E9XX	OR contents of CSL at EA (XR1+DISP) with A
EAXX	OR contents of CSL at EA (XR2+DISP) with A
EBXX	OR contents of CSL at EA (XR3+DISP) with A
EC00XXXX	OR contents of CSL at EA (Addr) with A
ED00XXXX	OR contents of CSL at EA (Addr+XR1) with A
EE00XXXX	OR contents of CSL at EA (Addr+XR2) with A
EF00XXXX	OR contents of CSL at EA (Addr+XR3) with A
EC80XXXX	OR contents of CSL at EA (V in CSL at Addr) with A
ED80XXXX	OR contents of CSL at EA (V in CSL at "Addr+XR1") with A
EE80XXXX	OR contents of CSL at EA (V in CSL at "Addr+XR2") with A
EF80XXXX	OR contents of CSL at EA (V in CSL at "Addr+XR3") with A
<u>Logical Exclusive Or (EOR) 11110</u>	
F0XX	EOR contents of CSL at EA (I+DISP) with A
F1XX	EOR contents of CSL at EA (XR1+DISP) with A
F2XX	EOR contents of CSL at EA (XR2+DISP) with A
F3XX	EOR contents of CSL at EA (XR3+DISP) with A
F400XXXX	EOR contents of CSL at EA (Addr) with A
F500XXXX	EOR contents of CSL at EA (Addr+XR1) with A
F600XXXX	EOR contents of CSL at EA (Addr+XR2) with A
F700XXXX	EOR contents of CSL at EA (Addr+XR3) with A
F480XXXX	EOR contents of CSL at EA (V in CSL at Addr) with A
F580XXXX	EOR contents of CSL at EA (V in CSL at "Addr+XR1") with A
F680XXXX	EOR contents of CSL at EA (V in CSL at "Addr+XR2") with A
F780XXXX	EOR contents of CSL at EA (V in CSL at "Addr+XR3") with A

### Instruction Set

Hexadecimal	Shift Instructions
<u>Shift Left Accumulator (SLA) 00010</u>	
10*X	Contents of A shift left the number of shift counts in DISP
1100	Contents of A shift left the number of shift counts in XR1
1200	Contents of A shift left the number of shift counts in XR2
1300	Contents of A shift left the number of shift counts in XR3
<u>Shift Left Accumulator and Extension (SLT) 00010</u>	
10*X	Contents of A and Q shift left the number of shift counts in DISP
1180	Contents of A and Q shift left the number of shift counts in XR1
1280	Contents of A and Q shift left the number of shift counts in XR2
1380	Contents of A and Q shift left the number of shift counts in XR3
<u>Shift Left and Count Accumulator (SLCA) 00010</u>	
10*X	Contents of A shift left the number of shift counts in DISP
1140	Contents of A shift left the number of shift counts in XR1
1240	Contents of A shift left the number of shift counts in XR2
1380	Contents of A shift left the number of shift counts in XR3
<u>Shift Left and Count Accumulator and Extension (SLC) 00010</u>	
10*X	Contents of A and Q shift left the number of shift counts in DISP
11C0	Contents of A and Q shift left the number of shift counts in XR1
12C0	Contents of A and Q shift left the number of shift counts in XR2
13C0	Contents of A and Q shift left the number of shift counts in XR3
<u>Shift Right Accumulator (SRA) 00011</u>	
18*X	Contents of A shift right the number of shift counts in DISP
1900	Contents of A shift right the number of shift counts in XR1
1A00	Contents of A shift right the number of shift counts in XR2
1B00	Contents of A shift right the number of shift counts in XR3
<u>Shift Right Accumulator and Extension (SRT) 00011</u>	
18*X	Contents of A and Q shift right the number of shift counts in DISP
1980	Contents of A and Q shift right the number of shift counts in XR1
1A80	Contents of A and Q shift right the number of shift counts in XR2
1B80	Contents of A and Q shift right the number of shift counts in XR3
<u>Rotate Right Accumulator and Extension (RTE) 00011</u>	
18*X	Contents of A and Q rotate right the number of counts in DISP
19C0	Contents of A and Q rotate right the number of counts in XR1
1AC0	Contents of A and Q rotate right the number of counts in XR2
1BC0	Contents of A and Q rotate right the number of counts in XR3

### Instruction Set

Hexadecimal	I/O Instructions
<u>Execute I/O (XIO) 00001</u>	
08XX	Execute IOCC in CSL at EA (I+DISP) and EA+1
09XX	Execute IOCC in CSL at EA (XR1+DISP) and EA+1
0AXX	Execute IOCC in CSL at EA (XR2+DISP) and EA+1
0BXX	Execute IOCC in CSL at EA (XR3+DISP) and EA+1
0C00XXXX	Execute IOCC in CSL at EA (Addr) and EA+1
0D00XXXX	Execute IOCC in CSL at EA (Addr+XR1) and EA+1
0E00XXXX	Execute IOCC in CSL at EA (Addr+XR2) and EA+1
0F00XXXX	Execute IOCC in CSL at EA (Addr+XR3) and EA+1
0C80XXXX	Execute IOCC in CSL at EA (V in CSL at Addr) and EA+1
0D80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR1") and EA+1
0E80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR2") and EA+1
0F80XXXX	Execute IOCC in CSL at EA (V in CSL at "Addr+XR3") and EA+1

### Instruction Set

Hexadecimal	Branch Instructions
<u>Branch Or Skip On Condition (BSC or BOS) 01001</u>	
48*X	Skip the next one-word instruction if ANY condition is sensed
4C*XXXXX	Branch to CSL at EA (Addr) on NO condition
4D*XXXXX	Branch to CSL at EA (Addr+XR1) on NO condition
4E*XXXXX	Branch to CSL at EA (Addr+XR2) on NO condition
4F*XXXXX	Branch to CSL at EA (Addr+XR3) on NO condition
4C*XXXXX	Branch to CSL at EA (V in CSL at Addr) on NO condition
4D*XXXXX	Branch to CSL at EA (V in CSL at "Addr+XR1") on NO condition
4E*XXXXX	Branch to CSL at EA (V in CSL at "Addr+XR2") on NO condition
4F*XXXXX	Branch to CSL at EA (V in CSL at "Addr+XR3") on NO condition
<u>Branch And Store Instruction Register (BSI) 01000</u>	
40XX	Store next sequential address in CSL at EA (I+DISP) and Branch to EA+1
41XX	Store next sequential address in CSL at EA (XR1+DISP) and Branch to EA+1
42XX	Store next sequential address in CSL at EA (XR2+DISP) and Branch to EA+1
43XX	Store next sequential address in CSL at EA (XR3+DISP) and Branch to EA+1
44*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr) and Branch to EA+1
45*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR1) and Branch to EA+1
46*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR2) and Branch to EA+1
47*XXXXX	If NO condition is true, store next sequential address in CSL at EA (Addr+XR3) and Branch to EA+1
44*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at Addr) and Branch to EA+1
45*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR1") and Branch to EA+1
46*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR2") and Branch to EA+1
47*XXXXX	If NO condition is true, store next sequential address in CSL at EA (V in CSL at "Addr+XR3") and Branch to EA+1
<u>Modify Index and Skip (MDX) 01110</u>	
70XX	Add expanded DISP to I (no skip can occur)
71XX	Add expanded DISP to XR1
72XX	Add expanded DISP to XR2
73XX	Add expanded DISP to XR3
74XXXXXX	Add expanded positive DISP to CSL at Addr (Add to memory)
7500XXXX	Add Addr to XR1
7600XXXX	Add Addr to XR2
7700XXXX	Add Addr to XR3
74XXXXXX	Add expanded negative DISP to CSL at Addr (Add to Memory)
7580XXXX	Add V in CSL at Addr to XR1
7680XXXX	Add V in CSL at Addr to XR2
7780XXXX	Add V in CSL at Addr to XR3
<u>Wait (WAIT) 00110</u>	
3000	WAIT until manual start or until completion of an interrupt subroutine

### STR Control Characters

Control Characters	4 of 8 Code							Hex
	N	X	O	R	8	4	2	
Idle	0	0	1	1	0	0	1	39
Start of Record 1 or Acknowledge 1 (SOR 1 or ACK 1)	0	1	0	1	0	0	1	53
Start of Record 2 or Acknowledge 2 (SOR 2 or ACK 2)	0	0	1	1	0	0	1	33
Transmit Leader (TL)	0	0	1	1	0	1	0	35
Control Leader (CL)	0	1	0	1	0	1	0	55
End of Transmission (EOT)*	0	1	0	1	1	0	1	5A
Inquiry or Error (INQ or ERR)	0	1	0	1	1	0	1	59
Telephone*	0	1	0	1	1	1	0	5C
Group Mark	1	0	0	0	1	1	0	8D
Longitudinal Redundancy Check (LRC)**	-	-	-	-	-	-	-	--

\* Also used as a data character

\*\* This character has a 0 bit in each bit position that contained an even number of 1 bits for that bit position in the data record. If that bit position in the record had an odd number of 1 bits the LRC character ranges from all 0s to all 1s and thus, is not in the 4 of 8 code.

### BSC Control Characters

Character	Bit Configuration							Hex	Meaning	
	0	1	2	3	4	5	6			7
SYN	0	0	1	1	0	0	1	0	32	Synchronous Idle
DLE	0	0	0	1	0	0	0	0	10	Data Link Escape
ENQ	0	0	1	0	1	1	0	1	2D	Enquiry
SOH	0	0	0	0	0	0	0	1	01	Start of Heading
STX	0	0	0	0	0	0	1	0	02	Start of Text
ETB	0	0	1	0	0	1	1	0	26	End of Transmission Block
ETX	0	0	0	0	0	0	1	1	03	End of Text
EOT	0	0	1	1	0	1	1	1	37	End of Transmission
NAK	0	0	1	1	1	1	0	1	3D	Negative Acknowledgement
*ACK 0	0	1	1	1	0	0	0	0	70	Positive Acknowledgement (even record)
*ACK 1	0	1	1	0	0	0	1	1	61	Positive Acknowledgement (odd record)

\* Control characters when preceded by DLE


### Character Codes

Ref. No. ①	EBCDIC		IBM Card Code		Graphics and Control Names	Console Printer Hex	PTTC/8 Hex ②	1132 Hex ③	1403 Hex
	Binary	Hex	Rows	Hex ④					
128	10000000	80	12, 0, 8, 1	8020	a b c d e f g h i C				
129	0001	81	12, 0, 1	8000					
130	0010	82	12, 0, 2	A800					
131	0011	83	12, 0, 3	A400					
132	0100	84	12, 0, 4	A200					
133	0101	85	12, 0, 5	A100					
134	0110	86	12, 0, 6	A080					
135	0111	87	12, 0, 7	A040					
136	1000	88	12, 0, 8	A020					
137	1001	89	12, 0, 9	A010					
138	1010	8A	12, 0, 8, 2	A820					
139	1011	8B	12, 0, 8, 3	A420					
140	1100	8C	12, 0, 8, 4	A220					
141	1101	8D	12, 0, 8, 5	A120					
142	1110	8E	12, 0, 8, 6	A0A0					
143	1111	8F	12, 0, 8, 7	A060					
144	10010000	90	12, 11, 8, 1	D020	j k l m n o p q r C D				
145	0001	91	12, 11, 1	D000					
146	0010	92	12, 11, 2	C800					
147	0011	93	12, 11, 3	C400					
148	0100	94	12, 11, 4	C200					
149	0101	95	12, 11, 5	C100					
150	0110	96	12, 11, 6	C080					
151	0111	97	12, 11, 7	C040					
152	1000	98	12, 11, 8	C020					
153	1001	99	12, 11, 9	C010					
154	1010	9A	12, 11, 8, 2	C820					
155	1011	9B	12, 11, 8, 3	C420					
156	1100	9C	12, 11, 8, 4	C220					
157	1101	9D	12, 11, 8, 5	C120					
158	1110	9E	12, 11, 8, 6	C0A0					
159	1111	9F	12, 11, 8, 7	C060					
160	10100000	A0	11, 0, 8, 1	7020	s t u v w x y z C				
161	0001	A1	11, 0, 1	7000					
162	0010	A2	11, 0, 2	6800					
163	0011	A3	11, 0, 3	6400					
164	0100	A4	11, 0, 4	6200					
165	0101	A5	11, 0, 5	6100					
166	0110	A6	11, 0, 6	6080					
167	0111	A7	11, 0, 7	6040					
168	1000	A8	11, 0, 8	6020					
169	1001	A9	11, 0, 9	6010					
170	1010	AA	11, 0, 8, 2	6820					
171	1011	AB	11, 0, 8, 3	6420					
172	1100	AC	11, 0, 8, 4	6220					
173	1101	AD	11, 0, 8, 5	6120					
174	1110	AE	11, 0, 8, 6	60A0					
175	1111	AF	11, 0, 8, 7	6060					
176	10110000	80	12, 11, 0, 8, 1	F020	C				
177	0001	81	12, 11, 0, 1	F000					
178	0010	82	12, 11, 0, 2	E800					
179	0011	83	12, 11, 0, 3	E400					
180	0100	84	12, 11, 0, 4	E200					
181	0101	85	12, 11, 0, 5	E100					
182	0110	86	12, 11, 0, 6	E080					
183	0111	87	12, 11, 0, 7	E040					
184	1000	88	12, 11, 0, 8	E020					
185	1001	89	12, 11, 0, 9	E010					
186	1010	8A	12, 11, 0, 8, 2	E820					
187	1011	8B	12, 11, 0, 8, 3	E420					
188	1100	8C	12, 11, 0, 8, 4	E220					
189	1101	8D	12, 11, 0, 8, 5	E120					
190	1110	8E	12, 11, 0, 8, 6	E0A0					
191	1111	8F	12, 11, 0, 8, 7	E060					


### Character Codes

Ref. No. ①	EBCDIC		IBM Card Code		Graphics and Control Names	Console Printer Hex	PTTC/8 Hex ②	1132 Hex ③	1403 Hex
	Binary	Hex	Rows	Hex ④					
192	11000000	C0	12, 0	A000	(+ zero) A B C D E F G H I				
193*	0001	C1	12, 1	9000					
194*	0010	C2	12, 2	8800					
195*	0011	C3	12, 3	8400					
196*	0100	C4	12, 4	8200					
197*	0101	C5	12, 5	8100					
198*	0110	C6	12, 6	8080					
199*	0111	C7	12, 7	8040					
200*	1000	C8	12, 8	8020					
201*	1001	C9	12, 9	8010					
202	1010	CA	12, 0, 9, 8, 2	A830					
203	1011	CB	12, 0, 9, 8, 3	A430					
204	1100	CC	12, 0, 9, 8, 4	A230					
205	1101	CD	12, 0, 9, 8, 5	A130					
206	1110	CE	12, 0, 9, 8, 6	A0B0					
207	1111	CF	12, 0, 9, 8, 7	A070					
208	11010000	D0	11, 0	6000	(- zero) J K L M N O P Q R				
209*	0001	D1	11, 1	5000					
210*	0010	D2	11, 2	4800					
211*	0011	D3	11, 3	4400					
212*	0100	D4	11, 4	4200					
213*	0101	D5	11, 5	4100					
214*	0110	D6	11, 6	4080					
215*	0111	D7	11, 7	4040					
216*	1000	D8	11, 8	4020					
217*	1001	D9	11, 9	4010					
218	1010	DA	12, 11, 9, 8, 2	C830					
219	1011	DB	12, 11, 9, 8, 3	C430					
220	1100	DC	12, 11, 9, 8, 4	C230					
221	1101	DD	12, 11, 9, 8, 5	C130					
222	1110	DE	12, 11, 9, 8, 6	C0B0					
223	1111	DF	12, 11, 9, 8, 7	C070					
224	11010000	E0	0, 8, 2	2820	S T U V W X Y Z				
225	0001	E1	11, 0, 9, 1	7010					
226*	0010	E2	0, 2	2800					
227*	0011	E3	0, 3	2400					
228*	0100	E4	0, 4	2200					
229*	0101	E5	0, 5	2100					
230*	0110	E6	0, 6	2080					
231*	0111	E7	0, 7	2040					
232*	1000	E8	0, 8	2020					
233*	1001	E9	0, 9	2010					
234	1010	EA	11, 0, 9, 8, 2	6830					
235	1011	EB	11, 0, 9, 8, 3	6430					
236	1100	EC	11, 0, 9, 8, 4	6230					
237	1101	ED	11, 0, 9, 8, 5	6130					
238	1110	EE	11, 0, 9, 8, 6	60B0					
239	1111	EF	11, 0, 9, 8, 7	6070					
240*	11110000	F0	0	2000	0 1 2 3 4 5 6 7 8 9				
241*	0001	F1	1	1000					
242*	0010	F2	2	0800					
243*	0011	F3	3	0400					
244*	0100	F4	4	0200					
245*	0101	F5	5	0100					
246*	0110	F6	6	0080					
247*	0111	F7	7	0040					
248*	1000	F8	8	0020					
249*	1001	F9	9	0010					
250	1010	FA	12, 11, 0, 9, 8, 2	E830					
251	1011	FB	12, 11, 0, 9, 8, 3	E430					
252	1100	FC	12, 11, 0, 9, 8, 4	E230					
253	1101	FD	12, 11, 0, 9, 8, 5	E130					
254	1110	FE	12, 11, 0, 9, 8, 6	E0B0					
255	1111	FF	12, 11, 0, 9, 8, 7	E070					


### Long Instruction Format



### Input/Output Control Command



### Short Instruction Format



### Cycle Steal Priority

Priority	Cycle Steal Level	Device
1	0	Single Disk Storage SAC (or 2250)
2	1	Mpx 0 2310 Drive 1
	2	Mpx 1 2310 Drive 2
3	3	Mpx 2 2310 Drive 3
	4	Mpx 3 2310 Drive 4
4	5	Mpx 4 Reserved
	6	Mpx 5 Reserved
5	7	Mpx 6 SAC II (or 2250)
	8	Mpx 7 1403
6	9	Mpx 8 Reserved
	10	Mpx 9 Reserved
7	11	Mpx 10 Reserved
	12	Mpx 11 Reserved
8	2	1132
9	3	2501

### Reserved

#### Core Storage Locations

Tag Bits	Core Storage Address(Decimal)	Description
00	--	Displacement
01	00001	Index Register 1
10	00002	Index Register 2
11	00003	Index Register 3
--	00008 - 00013	Interrupt Vectors
--	00032 - 00039	1132 Scan Field

### AND

### OR, EOR Operations

Core (B Reg) → Acc	Results in Acc		
	AND	OR	EOR
0 → 0 →	0	0	0
0 → 1 →	0	1	1
1 → 0 →	0	1	1
1 → 1 →	1	1	0

### Tag Bit Codes

Instructions	Tag Bits	Register/Operation
Load Index and Store Index	00 01 10 11	IAR XR 1 XR 2 XR 3
Shift Left and Shift Right	00 01 10 11	Disp XR 1 XR 2 XR 3
Modify Index and Skip	00 01 10 11	Disp Added to IAR Disp Added to XR 1 Disp Added to XR 2 Disp Added to XR 3
F = 1; IA = 0	00	Disp Added to C
	01	Add added to XR 1
	10	Add added to XR 2
F = 1; IA = 1	11	Add added to XR 3
	00	Disp added to C
	01	C added to XR 1
	10	C added to XR 2
	11	C added to XR 3

### BSC Condition Codes

Bit Position	Condition
10	ACC zero (Z)
11	ACC negative (-)
12	ACC positive, not zero (+)
13	ACC even (E)
14	Carry Indicator OFF (C)
15	Overflow Indicator OFF (O)

#### Short Instruction

Skip if any one condition is true. No-Op if all bits are zero.

#### Long Instruction

Branch if none of the conditions are true. Unconditional branch if all bits are zero.

### Decimal/Hexadecimal Conversion

16-Bit Word							
Bits 0, 1, 2, and 3		Bits 4, 5, 6, and 7		Bits 8, 9, 10, and 11		Bits 12, 13, 14, and 15	
Hex	Decimal	Hex	Decimal	Hex	Decimal	Hex	Decimal
0	0	0	0	0	0	0	0
1	4,096	1	256	1	16	1	1
2	8,192	2	512	2	32	2	2
3	12,288	3	768	3	48	3	3
4	16,384	4	1,024	4	64	4	4
5	20,480	5	1,280	5	80	5	5
6	24,576	6	1,536	6	96	6	6
7	28,672	7	1,792	7	112	7	7
8	32,768	8	2,048	8	128	8	8
9	36,864	9	2,304	9	144	9	9
A	40,960	A	2,560	A	160	A	10
B	45,056	B	2,816	B	176	B	11
C	49,152	C	3,072	C	192	C	12
D	53,248	D	3,328	D	208	D	13
E	57,344	E	3,584	E	224	E	14
F	61,440	F	3,840	F	240	F	15

To find the decimal equivalent of a hexadecimal number, locate the hexadecimal number and its decimal equivalent for each hexadecimal position (four bits). Add the four decimal equivalents to obtain the decimal number. For example, the decimal equivalent of hexadecimal number FCCE is 64,718 (61,440 + 3,072 + 192 + 14).

To find the hexadecimal equivalent of a decimal number, locate the next lower decimal number in the chart. The corresponding hexadecimal digit is the first significant hexadecimal digit (any higher order hexadecimal digits are zero). Subtract the first decimal number used (in the chart) from the original decimal number. Use the difference obtained to determine the next hexadecimal digit. Subtract the second decimal number used (in the chart) from the first difference. Use the second difference to determine the next hexadecimal digit. Repeat this procedure until the complete hexadecimal number is determined. For example, the hexadecimal equivalent of decimal number 2,914 is 0B62 (high order = 0; 2,816 = B; 96 = 6; 2 = 2).

The maximum value shown on the chart is 65,535 (hexadecimal FFFF).

### Data Word Binary/Decimal Values

Bit Position	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Binary Value	2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	2 <sup>9</sup>	2 <sup>8</sup>	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	2 <sup>4</sup>	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
Decimal Value	32,768	16,384	8,192	4,096	2,048	1,024	512	256	128	64	32	16	8	4	2	1

### Effective Address Computation

Tag Bits	F=0 (Direct Addressing)	F=1, IA=0 (Direct Addressing)	F=1, IA=1 (Indirect Addressing)
T=00	EA=Disp+IAR	EA=Add	EA=C/Add
T=01	EA=Disp+XR1	EA=Add+XR1	EA=C/(Add+XR1)
T=10	EA=Disp+XR2	EA=Add+XR2	EA=C/(Add+XR2)
T=11	EA=Disp+XR3	EA=Add+XR3	EA=C/(Add+XR3)

Disp = Contents of Displacement field of instruction.  
 Add = Contents of Address field of instruction.  
 C = Contents of Location specified by Add or Add+XR.

Note: For BSI add 1. This table does not apply to the MDX, LDX, STX, LDS, Shift or Wait instructions.

### BSC Control Sequences

Characters	Meaning
ENQ	Enquiry
SOH	Start of Heading
STX	Start of Text
DLE STX	Start of Transparent Text
ETB CRC-16 *	End of Block
DLE ETB CRC-16	End of Transparent Block
ETX CRC-16	End of Text
DLE ETX CRC-16	End of Transparent Text
DLE ACK 1	Acknowledgement of Odd Record
DLE ACK 0	Acknowledgement of Even Record
NAK	Negative Acknowledgement
EOT	End of Transmission
DLE EOT	Disconnect Signal
SYN SYN	Synchronous Idle (Normal)
DLE SYN	Synchronous Idle (Transparent Text)

\* CRC-16 is a 16-bit cyclic check character accumulated from text and heading data.

### STR Control Sequences

Control Sequence	Control Character Sequence	
	Leader Character	Trailer Character
End of IDLE (EOI) *	CL	1 IDLE
Inquiry (Synchronized ?) *	TL	INQ
Acknowledge (Synchronized)	CL	ACK 2
Telephone Sequence *	CL	TEL
Acknowledge Telephone *	CL	TEL
Start of Record 1 (SOR 1) 1st or odd numbered record	TL	SOR 1
Start of Record 2 (SOR 2) 2nd or even numbered record	TL	SOR 2
End of Transmittal Record (EOTR)	TL	LRC
Acknowledge Record 1	CL	ACK 1
Acknowledge Record 2	CL	ACK 2
Repeat Last Record (ERROR)	CL	ERR
Intermediate LRC **	GM	LRC
End of Transmission (EOT) *	CL	EOT
Acknowledge EOT *	CL	EOT

\* These sequences are always preceded by a 1.25 second transmission of IDLE characters.  
 \*\* This sequence may be required on some terminals e.g. 1013, 7701, 7702



International Business Machines Corporation  
 Data Processing Division  
 112 East Post Road, White Plains, N.Y. 10601  
 [USA Only]

IBM World Trade Corporation  
 821 United Nations Plaza, New York, New York 10017  
 [International]